
INTRODUCTION PAST PAPERS



PAST PAPERS



For Online Order

0313-7899577

www.quantapublisher.com



a) Very high

b) Very Low

PAPER: Advanced Electronics-I (Theory)



UNIVERSITY OF THE PUNJAB

Roll No. ..

TIME ALLOWED: 30 mins

Seventh Semester 2018 Examination: B.S. 4 Years Programme

MAX. MARKS: 10 Course Code: PHY-411 Attempt this Paper on this Question Sheet only. Q.1 Multiple Choice, Attempt all questions on the same sheet. 10 1. In a toggle mode a JK flip flop has (c) J=1, K=0(a) J=0, K=0(b) J=1, K=1(d) J=0, K=12. How many Flip- Flop are required to build a binary counter circuit to count from 0 to 1023? (b) 10 (c) 24 (d) 12 (a) 6 3. In Flip Flops clock is present but in Latch clock is (a) Present always (b) absent always (c) may be present / absent (d) none 4. Counter is a: (a) Combinational circuit (b) Sequential circuit (c) both (d) None 5. The fast logic family is (a) ECL (b) DRL (c) TTL (d) TRL 6. A 3 input NOR gate has eight inputs possibilities, how many of those possibilities will result a high output? (b) 2 (a) 1 (c) 7 (d) 8 7. How many outputs are on a BCD decoder? (a) 4 (b) 16 (c) 8 (d) 10 8. The storage element for a static RAM is: (a) Diode (b) resistor (c) Capacitor (d) Flip Flop 9. An OP-Amp has very ______. (a) high voltage gain b) high input impedance c) Low output impedance d) all of them 10. Common Mode Gain of OP Amp is

Digital Electronics Quanta Publisher

d) Unpredictable

c) Always Unity

	1	
C	HYP	3
Æ		4
1		

UNIVERSITY OF THE PUNJAB

Seventh Semester 2018
Examination: B.S. 4 Years Programme

			v				v	•	•	•	•		• •	•	•	•	••		•	•	••	•	-
,	•	٠	•	•	٠	٠	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•

PAPER: Advanced Electronics-I (Theory)

Course Code: PHY-411

TIME ALLOWED: 2 hrs. & 30 mins. MAX. MARKS: 50

Roll No

Attempt this Paper on Separate Answer Sheet provided.

Q.2 Short Answer, Attempt only five parts.

20

- 1. What is multiplexer, and de-multiplexer?
- 2. What are Registers, and its types?
- 3. Define Decoder, explain how it works?
- 4. What is RAM, what are its types?
- 5. List the major difference between PLA and PAL.
- 6. What is the operation of J, K Flip-Flop?
- 7. What is the edge triggered flip-flop?
- 8. What is a CPU?

Attempt three questions.

30

- Q.3 (a) Describe the construction and working of Differential Amplifier?
- (6,4)
- (b) Why NAND and NOR gates are called Universal gate, design AND, OR, NOT with these gates.
- Q.4 .(a) Design a Synchronous Counter with JK Flip- Flop which count only 001,011,101,110,111
 - (b) What is Gray Code, design a circuit for Binary to Gray with exclusive OR for 11011. (5)
 - Q.5. (a) Explain the programmable logic devices PLD,s.

(6,4)

- (b) Determine the output for 5-Bit R-2R ladder network when the digital input is 10101 if 0V corresponds to logic 0 and 5V corresponds to logic 1.
 - Q6. (a) Design a logic circuit of Multiplexer of 4 into 1 (4×1).

(6,4)

- (b) A 2 MHz clock signal is applied to a five stage binary ripple counter. What is the frequency at the output of the fifth flip-flop.
- Q 7. (a) Given the expression X = A.B.C + A.B.C + B.C + A.C. using only NAND gates draw the logic diagram. (5)
 - (b) What is ALU, how it work.

(5)



UNIVERSITY OF THE PUNJAB

Sixth Semester - 2018

Examination: B.S. 4 Years Programme

			``
PAPER: Digital Electron	nics	TIME ALLOWED: 15 Mints.	1
Course Code: PHY-310	Part – I (Compulsory)	MAX. MARKS: 10	``

Attempt this Paper on this Question Sheet only.

<u>Please encircle the correct option.</u> Each MCQ carries 1 Mark. This Paper will be collected back after expiry of time limit mentioned above.

Q.1 Se	ect the corre	et answer	nd encircle it.		(10)								
1.	1. How many flip flops are required to construct a ripple counter of Mod-10?												
	a}10	b) 3		c) 4	d)	2							
2.	How in any	f/f require	d constructing	a Synchror	ious mo	d-24 counter	r?	(6)					
	a] 6	b)	4	c) 5	d) 8								
3.	é decima	i number i	256 be written	in BCD as:									
	a) 100101	110	b) 010 0	101 0110		c) 10 010	1 0110	d) non of them					
a			A and b and its		heine wr								
.,	a) A+B	b) AB+A		A'B+AB'		d) AB+A'B'							
140							1 1	, single hit is					
5.	The code v	where all st	accessive numb	ers differ f	from the	ir preceding	nurnber by	y single bit is					
	aj Dir	iary code.		b	BCD.								
	:) Exc	ess - 3.		d) Gray.								
6.	Which of th	ie following	g are known as	Universal	gate?								
	a) 1	AAND 8: NO	A (d R	ND & OR	c) XO	R & OR	d) None						
7.	Which of th	e following	; memories sto	re the mos	st numbe	er of bits?							
	<i>i</i> 3)	64K (8 mer	nory b) 1N	1 ×8 memo	ry c)	32M×8 mer	mory	d) 64×6 memory					
81.	The result of	of adding h	exadecimal nui	mber A6 to	3A is								
	a)		b) E0	c) FO	d) EF								
9.			decimal 7 is rep		-								
4.00	a) 1		1001	c) 1011		d)1010							
10.			when 5=1, R= 0			d\ Li'ab	Impadance	9					
	a)	1. b) 0	c)	NO change		a) High	Impedance	-					



UNIVERSITY OF THE PUNJAB

Sixth Semester - 2018
Examination: B.S. 4 Years Programme

•								
•	Roll No	 ••	•••	•••	•••	•••	••	•
`•								ď

PAPER: Digital Electronics Course Code: PHY-310 Part – II TIME ALLOWED: 2 Hrs. & 45 Mints.

MAX. MARKS: 50

Attempt this Paper on Separate Answer Sheet provided.

0.2 Write short answer of each.

 $(2 \times 10) = 20$

- I. Write the Gray equivalent of (78)18.
- II. Find the hex sum of (93 + 9DE)16
- III. Explain how no D type F/F can work.
- IV. What is difference between Asynchronous and Synchronous counter?
- V. What is a D/A converter?
- VI. What is digital computer?
- VII. What are the semiconductor memories?
- VIII. What is the difference between the Boolean algebra & K-map in sequential circuits?
- IX. Salve (7-10) 10 with 2's compliment.
- X. What are the applications of Gray and Excess Code?
- Q3. Draw the diagram of JK master Salve Flip Flop, explain its function with truth table. 10
- Q.4. Simply the Boolean function and solve with SOP and draw the logic diagram with NAND gates.

$$F(A,B,C,D) = \Sigma (1,3,4,5,6,7,9,12,13)$$

10


5,5

Q.5 Write short note on any two.

a) PAL

- b) Parallel counter
- c) Digital Clock

G.C.U.F PAST PAPERS



G.C.U.F PAST PAPERS

